I. INTRODUCTION
MOS technology has become a dominant technology in VLSI circuits. However, the testing of CMOS circuits is complex and time consuming. A major difficulty in testing CMOS circuits stems from the inadequacy of the line stuck-at fault model.
Transistor stuck-open (SOP) faults, in which faulty transistors are turned off permanently, are not modeled properly in the line stuck-at fault model [1] .
A combinational circuit under the presence of SOP faults may behave as a sequential circuit. A sequence of two test patterns is required to detect a SOP fault [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] .
Several researchers have proposed various methods of deriving test patterns for SOP faults [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] .
These methods can be classified into three categories depending on their approaches: 1 [15] and FAN [16] .
In this paper, we consider only single SOP faults. Detection of a SOP fault requires the application of two test patterns in sequence [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . The first pattern, called T1, is used for the initialization of the faulty gate output. The Figure 1 is shown in Figure 2 .
For details of the modeling procedure, refer to [9] .
Once an equivalent gate level circuit is constructed, the next problem is the representation of SOP faults in the equivalent circuit. We discuss this problem after giving a definition.
Definition [14] Figure 1 are given in Table I .
In the above, we explained a mapping procedure of a SOP fault into a stuck-at fault. Next, we discuss the reduction of the potentially equivalent stuck-at fault set size. Two stuck-at faults are equivalent if any test pattern detecting one also detects the other. So far, we have confined our discussion to only dual FCMOS gates. If a CMOS gate is not dual in the structure, there are more than one corresponding p-type transistors for an n-type transistor or vice versa. If some p-type transistor SOP faults are not mapped into potentially equivalent stuck-at faults in an n-type equivalent circuit, both the p-type and ntype networks are used to represent the faults in SOPRANO. The use of both networks guarantees the representation of all the SOP faults using potentially equivalent stuck-at faults. However, only the n-type network is used for fault free simulations. Step 4 [20] .
III. TEST PATTERN GENERATOR FOR SOP FAULTS
In the following, we will illustrate the algorithm using an example. Let us suppose that ten pairs of two pattern tests, (t, /2), (tl, ts), (t2, t3), (t2, t), (t3, t4), (t4, t2), (ts, t6), (t6, tl), (t7, ts), (t8, t7), are derived. A directed graph model of these test patterns is shown in Figure 3 . Each node denotes a test pattern.
A directed edge from a node t to a node ti denotes a test pair (ti, ti). In the given graph, the traversing starts at the node t since it is the only node which has more outgoing edges (2) than incoming edges (1) . Suppose that we traversed edges following the path (t, t2, ts, t6, t, ts). The traversing is stopped at the node t5 since it has no more outgoing edges. The FIGURE 3 Graph model of two pattern tests. path traversed is deleted from the graph G and added to the test sequence S. The remain.ing paths (t2, t3, t4, t2) and (t7, t8, tv), form cycles. Pick a node t2 and traverse the cycle (t2, t3, t4, t2). Since the cycle has a common node t2 with S, insert it to the test sequence S without duplicating the intersecting node t2. Then S becomes (t, t2, t3, t4, t2, ts, t6, tl, ts). Since there is no common node between the cycle (t7, ts, t7) and S, the cycle is added at the end of S. The final test sequence S is (t, t2, t3, t4, t2, ts, t6, tl, ts, t7, ts, t7) .
The above minimization procedure is formally described in the following. The first step of the algorithm is to construct a directed graph from the given test patterns. In the second step, a test sequence S is constructed by traversing the directed graph.
PROCEDURE TEST_SEQUENCE_MINIMIZA-TION
Step 1:
Step 
IV. EXPERIMENTAL RESULTS
SOPRANO has been implemented using approximately 5000 lines of C language code. It currently runs on SUN 386i workstations. As explained in the previous section, SOPRANO derives test patterns using a gate level test pattern generator and a gate level fault simulator in which zero gate delays are implicitly assumed. When gate delays are considered, some initialization patterns may fail to set the intended values at the faulty gate outputs [10] . As a result, the following T2 patterns fail to detect in-.tended faults, which otherwise would be detected. To measure the effective fault coverage under non- [7] .) 
